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Tunability and adaptability for radio frequency (RF) front-ends are highly desirable because 
they not only enhance functionality and performance but also reduce the circuit size and cost. 
This thesis presents a number of novel design strategies in DC-DC converters, impedance 
networks and adaptive algorithms for tunable and adaptable RF based mobile 
telecommunication systems. Specifically, the studies are divided into three major directions: 
(a) high voltage switch controller based DC-DC converters for RF switch actuation; (b) 
impedance network designs for impedance transformation of RF switches; and (c) adaptive 
algorithms for determining the required impedance states at the RF switches. 
In the first stage, two-phase step-up switched-capacitor (SC) DC-DC converters are 
explored. The SC converter has a simple control method and a reduced physical volume. The 
research investigations started with the linear and the non-linear voltage gain topologies. The 
non-linear voltage gain topology provides a higher voltage gain in a smaller number of 
stages compared to the linear voltage gain topology. Amongst the non-linear voltage gain 
topologies, a Fibonacci SC converter has been identified as having lower losses and a higher 
conversion ratio compared to other topologies. However, the implementation of a high 
voltage (HV) gain Fibonacci SC converter is complex due to the requirement of widely 
different gate voltages for the transistors in the Fibonacci converter. Gate driving strategies 
have been proposed that only require a few auxiliary transistors in order to provide the 
required boosted voltages for switching the transistors on and off. This technique reduces the 
design complexity and increases the reliability of the HV Fibonacci SC converter. 
 For the linear voltage gain topology, a high performance complementary-metal-
oxide-semiconductor (CMOS) based SC DC-DC converter has been proposed in this work. 
The HV SC DC-DC converter has been designed in low voltage (LV) transistors technology 
in order to achieve higher voltage gain. Adaptive biasing circuits have been proposed to 
eliminate the leakage current, hence avoiding latch-up which normally occurs with low 
voltage transistors when they are used in a high voltage design. Thus, the SC DC-DC 
converter achieves more than 25% higher boosted voltage compared to converters that use 
HV transistors. The proposed design provides a 40% power reduction through the charge 
recycling circuit that reduces the effect of non-ideality in integrated HV capacitors. 
Moreover, the SC DC-DC converter achieves a 45% smaller area than the conventional 
converter through optimising the design parameters. 
 v 
 
In the second stage, the impedance network designs for transforming the impedance 
of RF switches to the maximum achievable impedance tuning region are investigated. The 
maximum achievable tuning region is bounded by the fundamental properties of the selected 
impedance network topology and by the tunable values of the RF switches that are variable 
over a limited range. A novel design technique has been proposed in order to achieve the 
maximum impedance tuning region, through identifying the optimum electrical distance 
between the RF switches at the impedance network. By varying the electrical distance 
between the RF switches, high impedance tuning regions are achieved across multi 
frequency standards. This technique reduces the cost and the insertion loss of an impedance 
network as the required number of RF switches is reduced. The prototype demonstrates high 
impedance coverages at LTE (700MHz), GSM (900MHz) and GPS (1575MHz). 
Integration of a tunable impedance network with an antenna for frequency-agility at 
the RF front-end has also been discussed in this work. The integrated system enlarges the 
bandwidth of a patch antenna by four times the original bandwidth and also improves the 
antenna return loss. The prototype achieves frequency-agility from 700MHz to 3GHz. This 
work demonstrates that a single transceiver with multi frequency standards can be realised 
by using a tunable impedance network. 
In the final stage, improvement to an adaptive algorithm for determining the 
impedance states at the RF switches has been proposed.  The work has resulted in one more 
novel design techniques which reduce the search time in the algorithm, thus minimising the 
risk of data loss during the impedance tuning process. The approach reduces the search time 
by more than an order of magnitude by exploiting the relationships among the mass spring’s 
coefficient values derived from the impedance network parameters, thereby significantly 
reducing the convergence time of the algorithm. The algorithm with the proposed technique 
converges in less than half of the computational time compared to the conventional 
approach, hence significantly improving the search time of the algorithm. 
The design strategies proposed in this work contribute towards the realisation of 
tunable and adaptable RF based mobile telecommunication systems. 
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Chapter 1: Introduction 
  1 
1.1 Motivation for the Tunable RF based Mobile 
Telecommunication Systems  
Radio frequency (RF) circuits with tunable and adaptable functions propose a wide range of 
possibilities and attract significant interest especially in the field of mobile 
telecommunication systems. Tunable and adaptable RF based mobile telecommunication 
systems not only enhance their functionality and performance but also reduce the circuit size 
and cost. In general, RF front-end circuits can be designed to adapt to different types of 
operating conditions, such as multi frequency bands, variable transmit power levels, 
antennas in mismatch conditions and a fluctuating operating environment, which are 
discussed as follows. 
1.1.1 Multi Frequency Bands 
Over the past 10 years, the mobile industry has evolved at a rapid pace, which increases both 
the requirements and the capabilities of the RF front-end in order to support a multi 
frequencies wireless connection. Wireless communication has expanded from a single mode, 
triple-band 2G system in the year 2000, to a triple-mode, 9-band high speed data capable 
system by the year 2010 [1]. The trend continues with the rapid deployment of 4G LTE 
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